Cache Memories

CS-281: Introduction to Computer Systems


Instructor:


Thomas C. Bressoud

Denison University


Caches

- Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.
- Fundamental idea of a memory hierarchy:
 - For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.
- Why do memory hierarchies work?
 - Because of locality, programs tend to access the data at level k more often than they access the data at level k+1.
 - Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.
- Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.





General Cache Concepts: Miss



Data in block b is needed

Block b is not in cache:
Miss!

Block b is fetched from memory

Block b is stored in cache

- Placement policy: determines where b goes
- Replacement policy: determines which block gets evicted (victim)

5

Denison University

General Caching Concepts: Types of Cache Misses

- Cold (compulsory) miss
 - Cold misses occur because the cache is empty.

Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
 - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache.


Examples of Caching in the Hierarchy


Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	On/Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	OS
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server


Denison University


Cache Memories


- Cache memories are small, fast SRAM-based memories managed automatically in hardware.
 - Hold frequently accessed blocks of main memory
- CPU looks first for data in caches (e.g., L1, L2, and L3), then in main memory.
- Typical system structure:














Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



No match: old line is evicted and replaced

Denison University

Direct-Mapped Cache Simulation

t=1 Х

s=2 ХX b=1х

M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 Blocks/set

Address trace (reads, one byte per read):

0 $[0000_2],$ miss

1

 $[0001_{2}],$

hit


7 $[0111_{2}],$ miss

8 $[1000_{2}]$, miss

 $[0000_{2}]$

miss

0 Set 0



Carnegie Mellon


2-Way Set Associative Cache Simulation

X XXX

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

Address trace (reads, one byte per read):

```
[0000_{2}],
0
                                        miss
1
       [0001_{2}],
                                         hit
7
                                        miss
       [01\underline{1}1_{2}],
                                        miss
8
       [1000_{2}],
                                         hit
0
        [0000_{2}]
```




A Higher Level Example


```
int sum array rows(double a[16][16])
    int i, j;
    double sum = 0;
    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
```

```
int sum array cols(double a[16][16])
    int i, j;
    double sum = 0;
    for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
```


Denison University Ignore the variables sum, i, j assume: cold (empty) cache, a[0][0] goes here 32 B = 4 doubles

blackboard





1/



Denison University 2-Way Set Associative Cache Simulation M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set Address trace (reads, one byte per read): 0 $[00\underline{0}0_{2}],$ miss 1 $[0001_{2}],$ hit miss 7 $[01\underline{1}1_{2}],$ miss 8 $[1000_{2}]$ hit 0 $[0000_{2}]$ Block Tag 20

A Higher Level Example

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;

    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;

    for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

Ignore the variables sum, i, j

```
assume: cold (empty) cache,
a[0][0] goes here
```

blackboard


32 B = 4 doubles

21

Denison University

What about writes?

- Multiple copies of data exist:
 - L1, L2, Main Memory, Disk
- What to do on a write-hit?
 - Write-through (write immediately to memory)
 - Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)
- What to do on a write-miss?
 - Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
 - No-write-allocate (writes immediately to memory)
- Typical
 - Write-through + No-write-allocate
 - Write-back + Write-allocate



L2 unified cache:

256 KB, 8-way, Access: 11 cycles

Access: 4 cycles

L3 unified cache:

8 MB, 16-way, Access: 30-40 cycles

Block size: 64 bytes for all

caches.

Denison University

Cache Performance Metrics

Intel Core i7 Cache Hierarchy

L3 unified cache

Main memory

Core 3

Regs

d-cache

L2 unified cache

L1

i-cache

Miss Rate

Processor package

Regs

d-cache

L2 unified cache

L1

i-cache

Core 0

- Fraction of memory references not found in cache (misses / accesses)
 - = 1 hit rate
- Typical numbers (in percentages):
 - 3-10% for L1
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.
- Hit Time
 - Time to deliver a line in the cache to the processor
 - includes time to determine whether the line is in the cache
 - Typical numbers:
 - 1-2 clock cycle for L1
 - 5-20 clock cycles for L2
- Miss Penalty
 - Additional time required because of a miss
 - typically 50-200 cycles for main memory (Trend: increasing!)

Lets think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

```
97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles
99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles
```

■ This is why "miss rate" is used instead of "hit rate"

25

Denison University

Writing Cache Friendly Code

- Make the common case go fast
 - Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories.

The Memory Mountain

- Read throughput (read bandwidth)
 - Number of bytes read from memory per second (MB/s)
- Memory mountain: Measured read throughput as a function of spatial and temporal locality.
 - Compact way to characterize memory system performance.

27

Denison University

Memory Mountain Test Function

The Memory Mountain

Intel Core i7
32 KB L1 i-cache
32 KB L1 d-cache
256 KB unified L2 cache
8M unified L3 cache

All caches on-chip


29


The Memory Mountain

Denison University

Intel Core i7
32 KB L1 i-cache
32 KB L1 d-cache
256 KB unified L2 cache
8M unified L3 cache

All caches on-chip






Today

- Cache organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality

Miss Rate Analysis for Matrix Multiply

- Assume:
 - Line size = 32B (big enough for four 64-bit words)
 - Matrix dimension (N) is very large
 - Approximate 1/N as 0.0
 - Cache is not even big enough to hold multiple rows
- Analysis Method:
 - Look at access pattern of inner loop



33

Denison University

Matrix Multiplication Example

- Description:
 - Multiply N x N matrices
 - O(N³) total operations
 - N reads per source element
 - N values summed per destination
 - but may be able to hold in register

```
/* ijk */
for (i=0; i<n; i++)
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
}
</pre>
```

Layout of C Arrays in Memory (review)

- C arrays allocated in row-major order
 - each row in contiguous memory locations
- Stepping through columns in one row:

```
for (i = 0; i < N; i++)
sum += a[0][i];</pre>
```

- accesses successive elements
- if block size (B) > 4 bytes, exploit spatial locality
 - compulsory miss rate = 4 bytes / B
- Stepping through rows in one column:

```
for (i = 0; i < n; i++)
sum += a[i][0];</pre>
```

- accesses distant elements
- no spatial locality!
 - compulsory miss rate = 1 (i.e. 100%)


35

Denison University

Matrix Multiplication (ijk)

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
}
</pre>
```

Inner loop:




Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

Matrix Multiplication (jik)

```
/* jik */
for (j=0; j<n; j++) {
  for (i=0; i<n; i++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum
}</pre>
```

Inner loop:



Misses per inner loop iteration:

<u>A</u> 0.25

<u>В</u> 1.0

<u>C</u> 0.0


Denison University

37

Matrix Multiplication (kij)

```
/* kij */
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
}</pre>
```

Inner loop:



Misses per inner loop iteration:

<u>A</u> 0.0 <u>B</u>


0 0.25

0.25

Matrix Multiplication (ikj)

```
/* ikj */
for (i=0; i<n; i++) {
  for (k=0; k<n; k++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
}</pre>
```

Inner loop:



Misses per inner loop iteration:

<u>A</u> 0.0 <u>В</u> 0.25

<u>c</u> 0.25


39

Denison University

Matrix Multiplication (jki)

```
/* jki */
for (j=0; j < n; j++) {
  for (k=0; k < n; k++) {
    r = b[k][j];
    for (i=0; i < n; i++)
        c[i][j] += a[i][k] * r;
}</pre>
```

Inner loop:



Misses per inner loop iteration:

<u>A</u> 1.0 <u>B</u>


0.0

<u>C</u> 1.0

Matrix Multiplication (kji)

```
/* kji */
for (k=0; k<n; k++) {
  for (j=0; j<n; j++) {
    r = b[k][j];
    for (i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
}</pre>
```

Inner loop:



Misses per inner loop iteration:

<u>A</u> 1.0 <u>B</u> 0.0

<u>C</u> 1.0

Denison University

Denison University

Summary of Matrix Multiplication

```
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
  for (k=0; k<n; k++)
    sum += a[i][k] * b[k][j];
  c[i][j] = sum;
}</pre>
```

for (k=0; k<n; k++) {
 for (i=0; i<n; i++) {
 r = a[i][k];
 for (j=0; j<n; j++)
 c[i][j] += r * b[k][j];
 }
}</pre>

```
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
    for (i=0; i<n; i++)
    c[i][j] += a[i][k] * r;
}</pre>
```

ijk (& jik):

- 2 loads, 0 stores
- misses/iter = **1.25**

kij (& ikj):

- 2 loads, 1 store
- misses/iter = **0.5**

jki (& kji):

- 2 loads, 1 store
- misses/iter = 2.0

42

Core i7 Matrix Multiply Performance

jki / kji

ijk / jik

kij / ikj

43

Denison University


Today

- Cache organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality

Example: Matrix Multiplication

```
c = (double *) calloc(sizeof(double), n*n);

/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
   int i, j, k;
   for (i = 0; i < n; i++)
        for (j = 0; j < n; j++)
        for (k = 0; k < n; k++)
            c[i*n+j] += a[i*n + k]*b[k*n + j];
}</pre>
```




45

Denison University

n

Cache Miss Analysis

- Assume:
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- First iteration:
 - n/8 + n = 9n/8 misses
 - Afterwards in cache: (schematic)






n

Cache Miss Analysis

- Assume:
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- Second iteration:
 - Again: n/8 + n = 9n/8 misses




- Total misses:
 - $9n/8 * n^2 = (9/8) * n^3$

4

Denison University


Blocked Matrix Multiplication



Denison University


Cache Miss Analysis

- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: 3B² < C
- First (block) iteration:
 - B²/8 misses for each block
 - 2n/B * B²/8 = nB/4 (omitting matrix c)
 - Afterwards in cache



Cache Miss Analysis

- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks ☐ fit into cache: 3B² < C
- Second (block) iteration:
 - Same as first iteration
 - $2n/B * B^2/8 = nB/4$



- Total misses:
 - \blacksquare nB/4 * (n/B)² = n³/(4B)

Summary

- No blocking: (9/8) * n³
- Blocking: 1/(4B) * n³
- Suggest largest possible block size B, but limit 3B² < C!
- Reason for dramatic difference:
 - Matrix multiplication has inherent temporal locality:
 - Input data: 3n², computation 2n³
 - Every array elements used O(n) times!
 - But program has to be written properly

51

Denison University

Concluding Observations

- Programmer can optimize for cache performance
 - How data structures are organized
 - How data are accessed
 - Nested loop structure
 - Blocking is a general technique
- All systems favor "cache friendly code"
 - Getting absolute optimum performance is very platform specific
 - Cache sizes, line sizes, associativities, etc.
 - Can get most of the advantage with generic code
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)