



































Improving Cache	e Performance	
<ul> <li>Reduce the hit time Red</li> <li>smaller cache</li> <li>direct mapped cache</li> <li>smaller blocks</li> <li>for writes <ul> <li>no write allocate – just write to write buffer</li> <li>write allocate – write allocate – write to a delayed write buffer that then writes to the cache</li> </ul> </li> </ul>	<ul> <li>uce the miss penalty</li> <li>smaller blocks <ul> <li>for large blocks</li> <li>fetch critical word first</li> </ul> </li> <li>use a write buffer <ul> <li>check write buffer (and/or victim cache) on read miss – may get lucky</li> </ul> </li> <li>use multiple cache levels – L2 cache not tied to CPU clock rate</li> <li>faster backing store/improved memory bandwidth - wider buses</li> </ul>	<ul> <li>Reduce the miss rate</li> <li>bigger cache</li> <li>associative cache</li> <li>larger blocks (16 to 64 bytes)</li> <li>use a victim cache – a small buffer that holds the most recently discarded blocks</li> </ul>
CS-281 Page 28	- SDRAMs	Bressoud Spring 2010

