


Pipelining

CS 281 Lecture Notes
12/5/2016



Pipelining

① Start with Examples

Tog Making

- Cut
- Sand
- Add Vels/Denovations
- Paint

Laundry

- Wash
- Dry
- Fold

Start to Finish Time -- latency

Did it improve with pipelining?


No!

What did improve?


Suppose 50 people to do laundry: Total Time?
 * Non-pipelined $50 \cdot (1 + \frac{3}{4} + \frac{1}{2})$

Pipelined

~92



Digital Logic / Sequential Systems



320 ps shortest time for 1 cycle


1 unit work / 320 ps, so throughput rate is $\frac{1}{320 \cdot 10^{-12}} \approx 3.125 \cdot 10^9$

Suppose, can divide into 3 stages of 100 ps $\frac{\text{units work}}{\text{sec}}$

Need ability to "hold" info that is input to

1 stage \Rightarrow memory / registers

Notes: different regs



Now latency: 360 ps

1 unit work / 120 ps = $\frac{1}{120 \cdot 10^{-12}} = 8.33 \cdot 10^9$

Pipeline Diagram

OP1	A	B	C		
OP2		A	B	C	
OP3			A	B	C

time \rightarrow


Vert slice:

Concurrency at instant in time

Horiz. slice

view by operation

What happens when we cannot evenly divide?



Clock determined by longest leg

$150 + 20 \Rightarrow$ shortest cycle

latency:

$$\# \text{stages} \times \text{cycle} = 170 \cdot 3 = 510$$

Throughput:

$$1 \text{ instruction/unit} / 170 \text{ ps}$$

$$= \frac{1}{170 \cdot 10^{-12}} = 5.88 \cdot 10^9 \text{ OPS/sec}$$

Challenge: Balance

What is limit? How deeply can we pipeline?


20 ps load & regs


			Latency	Input
S_{00}	we do 6 stages	$50 + 20$	420	$\frac{1}{20} \cdot 10^{12}$
	10 stages	$30 + 20$	500	$\frac{1}{50} \cdot 10^{12}$

Why Crail? No Problem in dependencies


➔ Data Hazard

Goal SPU Pipelining





15 -



Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode

- Read program registers

Execute


- Operate ALU

Memory

- Read or write data memory

Write Back

- Update register file



time →

